Abstract: Duty cycle and phase spacing of multi-phase clock are converted to an analog voltage by low-pass filtering a clock pulse and quantized by a low-power analog-to-digital converter (ADC). The pull-up and pull-down strengths and the delay of clock buffer are controlled till the duty cycle and phase spacing measured by the ADC become equal to desired values. A prototype has been implemented in a 28-nm CMOS process for a 12-Gbps serial link transceiver and occupies only 0.0014-mm 2 . Experimental results
Introduction
In a scaled CMOS process, accurate delivery of a high-frequency clock signal with low power is very challenging due to the substantial increase of metal resistance and fringing capacitance together with lowered supply voltage [1, 2] . As a solution for this, high-speed serial link transceiver usually employs multi-phase clocking which allows the use of a lower frequency clock for a given data rate [3, 4] . The random mismatch, however, causes duty cycle error and unequal phase spacing of multi-phase clock which appear as deterministic jitter (DJ) degrading the performance of high-speed serial link [5, 6, 7, 8] . Duty cycle and phase spacing error of multi-phase clock can be detected by measuring clock pulse width. The detected errors are corrected by controlling the pulse width and/or delay. The accuracy of the error detection and thus the error correction can be improved by asynchronous sampling which increases the effective sampling rate [9, 10, 11, 12] . Because the frequency of an asynchronous sampling clock is different from that of a system clock, there must be an additional clock generation circuit [13, 14, 15, 16] . This Letter describes a simple detection and correction schemes for duty cycle and phase spacing error for a 12-Gbps serial link transceiver. A low-power analogue-to-digital converter (ADC) detects duty cycle and phase spacing error which is corrected by controlling the pull-up and pull-down strengths and the delay of clock buffer. The flow chart of the DPECC operation is show in Fig. 2 . The DPECC performs the duty cycle correction first and then corrects the phase spacing error with duty corrected clock. During the duty cycle correction mode (MODEDCC = "1"), the output of the 4:1 multiplexer is low-pass filtered to get VSEN which is quantized by a 9-bit successive approximation register (SAR) ADC. 
Architecture and implementation

Experimental and simulation results
In order to verify the operation of the proposed DPECC, a 12-Gbps transmitter has been implemented in a 28-nm CMOS process. The chip microphotograph and its layout are shown in Fig. 3 and the active area of the DPECC is 0.0014-mm 2 . The transmitter consists of a serializer clocked by a four-phase 3-GHz clock and a differential output driver which is terminated by differential 100-Ω at both source and sink ends. Operating with a 1.0-V supply, the additional power consumed for the DPECC operation is 76-μW. The simulated correction ranges of duty cycle and phase spacing error are plotted versus the control codes DCCi [5:0] . The bandwidth of the low-pass filter (LPF) generating VSEN is designed to be 3-MHz which is low enough to remove the ripple of 3-GHz clock. The LPF consisting of 100-k p+ polysilicon resistor and 710-fF n-channel MOS capacitor has 2.2-MHz bandwidth. The 9-bit SAR ADC with 185-kS/s is designed so its full-scale range and quantization resolution do not to limit the accuracy of the duty cycle and phase spacing error correction. To see the effect of the proposed DPECC, a 12-Gbps clock pattern is driven to the output. The measured waveform and jitter histogram are shown in Fig. 6a and Fig. 6b , respectively without and with the DPECC. Fig. 6a show single +/-signals to check transient signal and Fig. 6b show differential signal eye diagram and jitter histogram by taking rising and falling edge to check 1010 and 0101 pattern at the same time. When the DPECC is disabled, the jitter histogram shows multiple peaks resulting from duty cycle and phase spacing error. With the DPECC enabled, the jitter histogram gathers to have one peak and the DJ decreases from 8.12-ps to 0.91-ps. The total jitter (TJ) decreases from 24.69-ps to 17.28-ps while the random jitter (RJ) is negligibly affected by the DPECC.
Conclusion
In this Letter, a duty cycle and phase spacing error correction circuit is presented for a high-speed serial link transceiver. The duty cycle and phase spacing of multiphase clock are converted to an analogue voltage by low-pass filtering a clock pulse and quantized by a low-power SAR ADC to obtain the reference codes for the error correction. Then, the pull-up and pull-down strengths and the delay of clock buffer are varied till the measured duty cycle and phase spacing become equal to the reference codes. A prototype circuit for a 12-Gbps serial link transceiver has been implemented in a 28-nm CMOS process and occupies 0.0014-mm 2 . With the propose duty cycle and phase spacing error correction circuit, the DJ decreases from 8.12-ps to 0.91-ps.
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